

What is claimed is:

1. A computer system comprising:

(A) a CPU (central processor unit);

(B) a memory arrangement comprising:

5 (i) a side-wall memory array including a plurality of side-wall memory transistors and sets of bitlines, each side-wall memory transistor having a side-wall portion;

(ii) a charge pump for providing a voltage to accumulate negative charges in the side-wall portion of each
10 side-wall memory transistor during a programming operation;

(iii) a plurality of switching circuits each coupled to the charge pump for receiving the voltage provided by the charge pump and for transferring the voltage to selected sets of the sets of bitlines of the side-wall memory array; and

15 (iv) logic circuitry for enabling the plurality of switching circuits in a selected sequential order; and

(C) a system bus for transferring data and addresses between the CPU and the memory arrangement,

wherein each of the side-wall memory transistors
20 comprises:

a gate electrode formed on a semiconductor layer with a gate insulating film formed on the semiconductor layer;

a channel region formed below the gate electrode;

a pair of diffusion regions formed on the both sides of
25 the channel region and having a conductive type opposite to

that of the channel region; and

a pair of memory functional units formed on the both sides of the gate electrode and having a function of retaining charges.

5

2. The computer system of claim 1, wherein the side-wall memory transistors are in sets and wherein the plurality of switching circuits are connected to the sets of bitlines, and a switching circuit of the plurality of switching circuits is
10 enabled to transfer a first voltage to a selected set of the sets of bitlines, the selected set being coupled to a set of the sets of side-wall memory transistors to be programmed, until the set of side-wall memory transistors to be programmed has been programmed.

15

3. The computer system of claim 1, wherein the logic circuitry comprises a state machine, the state machine enabling the plurality of switching circuits in a selected sequential order such that the voltage is applied individually to
20 the sets of bitlines until each set of the sets of bitlines has been programmed.

4. The computer system of claim 3, further comprising a bit line select circuit coupled to the switching circuit to select
25 bitlines of a set to connect to receive the voltage such that the

selected bitlines are programmed.

5. The computer system of claim 1, wherein each of the sets includes four bitlines.

5

6. The computer system of claim 1, wherein the plurality of switching circuits comprise four switching circuits, each switching circuit is coupled to a corresponding set of four bitlines.

10

7. The computer system of claim 1, the plurality of switching circuits for transferring the voltage to selected sets of the sets of bitlines of the side-wall memory array comprise four switching circuits, a switching circuit is coupled to a
15 corresponding set of four bitlines.

8. A memory structure comprising:

(i) a side-wall memory array including a plurality of side-wall memory transistors and sets of bitlines, each
20 side-wall memory transistor having a side-wall portion;

(ii) a charge pump for providing a voltage to accumulate negative charges in the side-wall portion of each side-wall memory transistor during a programming operation;

(iii) a plurality of switching circuits each coupled to
25 the charge pump for receiving the voltage provided by the

charge pump and for transferring the voltage to selected sets of the sets of bitlines of the side-wall memory array; and

(iv) logic circuitry for enabling the plurality of switching circuits in a selected sequential order,

5 wherein each of the side-wall memory transistors comprises:

 a gate electrode formed on a semiconductor layer with a gate insulating film formed on the semiconductor layer;

 a channel region formed below the gate electrode;

10 a pair of diffusion regions formed on the both sides of the channel region and having a conductive type opposite to that of the channel region; and

 a pair of memory functional units formed on the both sides of the gate electrode and having a function of retaining
15 charges.

9. The memory structure of claim 8, wherein the side-wall memory transistors are in sets and wherein the plurality of switching circuits are connected to the sets of bitlines, and a
20 switching circuit of the plurality of switching circuits is enabled to transfer a first voltage to a selected set of the sets of bitlines being coupled to a set of the sets of side-wall memory transistors to be programmed, until the set of side-wall memory transistors to be programmed has been
25 programmed.

10. The memory structure of claim 8, wherein the logic circuitry comprises a state machine, the state machine enabling the plurality of switching circuits in a selected sequential order such that the voltage is applied individually to the sets of bitlines until each set of the sets of bitlines has been programmed.
11. The memory structure of claim 10, further comprising a bit line select circuit coupled to the switching circuit to select bitlines of a set to connect to receive the voltage such that the selected bitlines are programmed.
12. The memory structure of claim 8, wherein each of the sets includes four bitlines.
13. The memory structure of claim 8, wherein the plurality of switching circuits comprise four switching circuits, each switching circuit is coupled to a corresponding set of four bitlines.
14. A computer system comprising:
(A) central processing means;
(B) means for providing storage of data comprising:
(i) side-wall memory array means including a

plurality of side-wall memory transistors and sets of bitlines,
each side-wall memory transistor having a side-wall portion;

(ii) charge pump means for providing a voltage to
accumulate negative charges in the side-wall portion of each
5 side-wall memory transistor during a programming operation;

(iii) a plurality of means for transferring the voltage
to selected sets of the sets of bitlines of the side-wall memory
array; and

(iv) means for enabling the plurality of transferring
10 means in a selected sequential order; and

(C) a system bus means for transferring data and
addresses between the central processing means and the
means for providing storage of data,

wherein each of the side-wall memory transistors
15 comprises:

a gate electrode formed on a semiconductor layer with
a gate insulating film formed on the semiconductor layer;

a channel region formed below the gate electrode;

a pair of diffusion regions formed on the both sides of
20 the channel region and having a conductive type opposite to
that of the channel region; and

a pair of memory functional units formed on the both
sides of the gate electrode and having a function of retaining
charges.

25

15. The computer system of claim 14, wherein the side-wall memory transistors are in sets and wherein selected transferring means of the plurality of transferring means is connected to a selected set of the sets of bitlines, and is
5 enabled to transfer a first voltage to the selected set of the sets of bitlines, the selected set being coupled to a set of the sets of side-wall memory transistors to be programmed, until the set of side-wall memory transistors to be programmed has been programmed.

10

16. The computer system of claim 14, wherein the enabling means comprises a state machine, the state machine enabling each of the transferring means such that the voltage is applied individually to the sets of bitlines until each set of the sets of
15 bitlines has been programmed.

17. The computer system of claim 14, wherein each of the sets includes four bitlines.

20 18. The computer system of claim 14, wherein the plurality of transferring means comprise four switching circuits.

19. A structure for providing storage of data, comprising:
25 (i) side-wall memory array means including a

plurality of side-wall memory transistors and sets of bitlines,
each side-wall memory transistor having a side-wall portion;

(ii) charge pump means for providing a voltage to
accumulate negative charges in the side-wall portion of each
5 side-wall memory transistor during a programming operation;

(iii) a plurality of means for transferring the voltage
to selected sets of the sets of bitlines of the side-wall memory
array; and

(iv) means for enabling the plurality of transferring
10 means in a selected sequential order,

wherein each of the side-wall memory transistors
comprises:

a gate electrode formed on a semiconductor layer with
a gate insulating film formed on the semiconductor layer;

15 a channel region formed below the gate electrode;

a pair of diffusion regions formed on the both sides of
the channel region and having a conductive type opposite to
that of the channel region; and

a pair of memory functional units formed on the both
20 sides of the gate electrode and having a function of retaining
charges.

20. The structure for proving storage of data of claim 19,
wherein the side-wall memory transistors are in sets and
25 wherein the plurality of transferring means are connected to

the sets of bitlines, and transferring means of the plurality of transferring means is enabled to transfer a first voltage to a selected set of the sets of bitlines, the selected set being coupled to a set of the sets of side-wall memory transistors to be programmed, until the set of side-wall memory transistors to be programmed has been programmed.

21. The structure for proving storage of data of claim 19, wherein the enabling means comprises a state machine, the state machine enabling the plurality of transferring means such that the voltage is applied individually to the sets of bitlines until each set of the sets of bitlines has been programmed.

22. The structure for proving storage of data of claim 19, wherein each of the sets includes four bitlines.

23. The structure for proving storage of data of claim 19, the plurality of means for transferring the voltage to selected sets of the sets of bitlines of the side-wall memory array comprise four switching circuits, a switching circuit is coupled to a corresponding set of four bitlines.